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Abstract 
This paper presents new Matlab symbolic circuit analysis and simulation (MSCAM) tool that make uses of 
netlist from PSpice to generate matrices. These matrices can be used to calculate circuit parameters or for 
optimization. The tool can handle active and passive components such as resistors, capacitors, inductors, operational 
amplifiers, and transistors.  The transistors are converted into small signal analysis and operational amplifiers make 
use of the small signal analysis which can easily be implemented in a program as explained in the main work. Five 
examples are used to illustrate the potential of the approach. Results presented are similar when compared to PSpice 
simulation.  This approach can handle larger matrix dimension compared to symbolic circuit analysis tool (SCAM). 
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1. Introduction 
There are a series of simulation software of which some are free with limited capacity or licensed. The simulators help 
students settle or demonstrate what they have learned from class. Some of free analog simulation software includes; Simulation 
Program with Integrated Circuit Emphasis (SPICE) is an open source and general-purpose analog electronic circuit simulator 
[1]. Also, Electric VLSI Design System is electronic design automation software for printed circuit board and integrated circuits 
[2]. Furthermore, gpsim is a Microchip PIC microcontrollers simulator designed for PIC circuit simulations [3]. Others include; 
DoCircuits is a cross-platform virtual learning system, web-based that models an instrument as well circuits used in labs to 
enable the student performs experiments in a virtual environment [4]. Also, PartSim is an easy to use and free circuit simulator 
that can run in a web browser [5].  In addition, SimOne is European’s leading software use for gas transport and distribution 
simulation and optimization [6]. Furthermore, CircuitLab, it simulates digitally and analog components side-by-side and gives 
accurate results for nonlinear circuit effects [7]. Other analogs and digital (mixed-signal) for electrical circuit simulators are; 
EasyEDA is an enthusiast’s web-based tool for students, educators and electronics engineers [8]. Falstad Circuit Simulator 
Applet is an electronic circuit simulator that starts up with animated schematic LRC circuit. In its the green indicator signifies 
positive voltage, gray color for the ground, red for negative voltage and moving yellow dots for current [9]. GeckoCIRCUITS 
is a power electronic modeling circuit simulator; with a fast circuit simulation capability [10]. Also, Ngspice is a 
mixed-signal/mixed-leveled circuit simulator. Its code is based on three software packages; XSpice, Cider1b1, and Spice3f5 
[11]. In addition, NL5 is also an analog simulator that works with piecewise-linear components [12]. SuperSpice from AnaSoft 
is a circuit simulator for both board-level applications and integrated circuit [13]. In most of this software, there is no detailed  
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analysis of the simulation process shown during the process or most have no access, as most optimizations cannot be performed 
directly with them. 
Symbolic circuit analysis has been applied widely in analog circuit: an interactive symbolic analysis of analog circuit [14]. 
It provides analog designer with deep insight into circuit behavior than mechanical simulators do. Also, Simulated Annealing 
and symbolic simulation for analog circuit design optimization is described in [15]. In addition, a tutorial overview of a 
symbolic analysis applications and methods for analog circuit is presented [16]. Wambacq, et al. [17] applied approximate 
small-signal characteristic of analog IC using symbolic computation. While an unified approach to an approximate symbolic 
analysis of analog IC is presented in [18]. Furthermore, determinant decision diagram (DDD) with canonical symbolic analysis 
of analog circuit [19] and a new approach to hierarchical symbolic analysis of analog IC through DDD is presented and 
implemented [20]. However, new two-graph representation for non–admittance elements which do not require symbolic 
solution in terms of familiar circuit components like resistance, and other non–admittance circuit elements like voltage and 
current gain [21]. Besides, a symbolic circuit simulator implementation for topological network analysis is described in [22]. In 
addition, a symbolic analog circuit simulator is developed by graphic reduction approach [23]. The simulator is used to analyze 
analog circuit in a frequency domain. Also, a symbolic circuit analysis application for multi-physical system is presented as new 
modeling approach [24]. The potential of the approach is demonstrated on usage for modeling and analysis of gas-pipeline nets 
and mixed mechanical and electrical systems.  
The process of transforming electrical circuit into matrices has been tedious, and each circuit has to undergo the same 
process each time a circuit has to be solved. Also in some cases transforming the equations that represent a circuit is by human 
method that may result in an error or take longer time to solve a simple circuit. The existing automated method (SCAM) [25] 
cannot handle some components such as BJT, and MOSFET. Also to handle circuit more than 8 by 8 matrices tend to be very 
slow, required large memory and in some cases it is inefficient. Two commonly taught methods for the formation the set of 
equations are the nodal analysis method and the mesh analysis method [26].  The two methods are briefly described. Modified 
Nodal Analysis, which introduces algorithmic solution and also describes how to use Matlab tool for producing a set of 
equations representing the circuit that can be solved symbolically [27]. 
2. Circuits Simulation Method 
 
 
 
 
 
 
 
 
Fig. 1 The proposed MSCAM algorithm 
The Matlab Smbolic Circuit Analysis and Simulation (MSCAM) tool is summarized in the form of a flowchart is shown 
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in Fig. 1. 
2.1. New Modified Nodal Analysis 
This process follows the same approach as modified nodal analysis (MNA) but the only difference is in the conversion of 
transistor to small signal analysis and also operational amplifier (Op-Amp) representation is different from the way MNA is 
represented. The new operational small signal representation makes it occupy less memory and increased speed and also can 
handle larger size of the matrix as compared to MNA. Detailed explanation of the approach is below. 
2.2. Development Algorithm for New Modified Nodal Analysis 
New modified nodal analysis (NMNA) applied to a circuit with resistors, capacitor, inductor, transistors, operational 
amplifiers, independent current and voltage sources results in a matrix equation of the form: 
IAX   (1) 
For a circuit with p nodes, the following describe how each matrix A, X and I are formed. 
The A matrix: 
A matrix is p×p and includes only known quantities, specifically the values of the passive elements (the resistors) and gain of the 
operational amplifier.  Element connected to ground, only appears along the diagonal; while a non-grounded appears both on 
and off the diagonal summarized below. 
(a) Is p×p in size, and consists of only known quantities. 
(b) Have both passive and active elements 
(c) Elements connected to the ground appear only on the diagonal 
(d) Elements not connected to the ground are both on the diagonal and off-diagonal terms. 
(e) The operational amplifier is program such that 1 is added to the operational amplifier output (i.e. A(p,p)=A(p,p)+1), and 
positive input is subtracted with Av while negative input is added with Av. 
The X matrix:  Is a p×1 vector that holds the unknown quantities (node voltage) 
The I matrix: 
(a) Is a p×1 vector that holds only known quantities 
(b) It contains summation of current sources in a loop corresponding to node voltage. The current sources are either 
independent source or the one as a result of the voltage source. 
(c) Matrix manipulation below is used to solve the circuit: 
IAX 1  (2) 
The matrices manipulation may be complicated by hand and it is easily done and straightforward by computer and can handle 
larger matrix dimension than MNA. 
2.3. Presentation 
The convention of representation obviously does not change the solution.  However, the procedure described below 
simplifies the formation matrices necessary for the solution of the circuit.  
International Journal of Engineering and Technology Innovation, vol. 5, no. 2, 2015, pp. 75-86 
Copyright © TAETI 
78 
(a) The ground is labeled as node 0. 
(b) The remaining nodes are labeled in order from 1 to p. 
(c) Voltage at node 1 is refers to as v_1, at node 2 as v_2 and so on. 
(d)   Independent voltage sources naming is quite flexible, the naming must start with the letter “V” and must be unique from 
any node names. 
(e) The current from a voltage source is labeled with “I1, I2 I3 and so on” while the current source as a result of the voltage 
source is V1/R111 i.e. voltage source over impedance. The current at a particular branch is the sum of these current 
sources. 
2.4. Symbolic Presentation 
 Any symbol, to be use in the program has to be symbolized. The essence is for the computer to treat them as symbolic in 
order to form an equation with them and enable you to perform a variety of symbolic calculations in Science and Mathematics. 
A data structure that stores a string representation of the symbol is called symbolic object [27]. As an illustration, symbolizing 
a, b, c and x is as follows: 
syms a b c x, however if only one letter to be symbolized the sym is singular. 
2.5. Small Signal Analysis 
The small signal analysis is the process of replacing a non-linear device with linear ones and also represents its internal 
operation of the device. The small signal operation of an operational amplifier is shown in Fig. 2. 
 
Fig. 2 Small signal analysis of operational amplifier [28] 
Here because of the unknown voltage VRin, it is difficult in simulation. The second option small signal analysis of an 
operational amplifier explained in [17] is being used. The summary of the op amp nodal analysis detailed procedure can be 
reduced to the following equations: 
)(   ininvout VVAV  (3) 
For example, if an Op-Amp has at its inputs 3VVin 

, 4VVin 

and output 5VVout  , then the node voltage is 
)( 435 VVAV v   (4) 
From equation (1), 
outinvinv VVAVA 

 (5) 
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From the analysis of equation (3) if the output of the Op-Amp is in n, then the matrix of A(p,p) is added with 1. i.e. 
1),(),(  ppAppA  (6) 
In this case, as 

inV  is at p-2 and 

inV     is at p-1, the expression is as follow: 
vAppAppA  )1,()1,(  (7) 
vAppAppA  )1,()1,(  (8) 
In other word, the output of Op-Amp is added with 1, 

inV  is added with (-Av) and 

inV is added with Av as in above illustrated. 
The program is programmed in such a way that each Op-Amp is replaced with the above illustration. 
2.6. Small Signal Analysis of Transistor 
In this work, a transistor is being replaced by it small signal analysis shown in Fig. 3. The values of Ro, Rpi, gm, Cmu and 
Cpi are usually specified in the simulated result from PSpice. Also, MOSFET is converted into its small signal analysis in a 
similar way as shown in Fig. 4. 
 
Fig. 3 Small signal analysis of transistor [29] 
Rds
Cgs
Cds
Cgd
GATE DRAIN
SOURCE
 
Fig. 4 Small signal analysis of FET transistor [26] 
 
3. Existing Mechanism 
3.1. Design Requirements 
Mesh current method also called loop current method. It is similar to branch current method in the following ways; it uses 
Kirchhoff’s voltage law, Ohm’s law and simultaneous equations to find unknown currents in a circuit. It does not apply 
Kirchhoff’s current law which makes it different from branch current method. It is useful to solve a circuit with fewer variables 
and less simultaneous equations and to be useful to solve a circuit without calculator [30]. Node voltage method is used to 
determine unknown voltages at circuit nodes. It replaces voltage sources with equivalent current sources and resistors values are 
also replaced by equivalent conductance in Siemens [31]. 
The Mesh Analysis method applies the following rules: 
(a) Define each loop current with a consistent method, for simplicity all unknown currents are clockwise while all know 
currents follow direction from the current source. 
(b) Kirchhoff's voltage law is being applied to each loop not containing a current source. 
(c) Solve for unknown voltages [1]. 
3.2. Design constraints 
gmVgs 
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The following steps are usually applied when using this method. 
(a) Reference node is usually labeled as 0 or the ground 
(b) Name the remaining nodes (p-1 nodes) and label a current through each passive element and each current source. 
(c) Apply Kirchhoff's current law at each node. 
(d) The unknown voltages of p-1 are determined [32]. 
3.3. Modified Nodal Analysis 
A circuit with p nodes with q voltage sources, the rules for modified nodal analysis is as follows [33]: 
(a) Reference node is commonly indicated by 0 or the ground and names the remaining p-1 nodes.  Besides, label currents 
through each current source. 
(b) Give a name to the current through each voltage source.  Conventionally, current flows from the high potential node to the 
low potential node of the source. 
(c) Apply Kirchhoff's current law to each node.  The current out of the node is taken to be positive. 
(d) Write an equation for the voltage in each voltage source. 
(e) Solve the system with p-1 unknowns. 
The problem with MNA is that it is useful for circuit with only passive elements (resistors) and independent current and 
voltage sources results in large size of matrix, and the way operational amplifier is being represented makes it inefficient. 
4. Circuits Simulation Examples 
The circuit simulation is summarized in the form of a flowchart shown in Fig. 1. In this section, four examples are 
considered in order to implement the potential of the algorithm, namely Chebyshev filter, Common Emitter circuit, and example 
3 discussed with the result under section C and example 4 discussed with the result under section D. 
4.1. Example 1 
In example 1, seventh order Chebyshev filter circuit used by max integrated in online tutorial titled “Minimizing 
Component-Variation Sensitivity in Single Op-Amp Filters” [34]. The seventh order Chebyshev filter circuit is shown in Fig. 5 
and being simulated in PSPICE and its frequency response is in Fig. 6 indicated by different line style. The circuit’s netlist is fed 
to the NSCAM program to simulates the frequency response, which is the same as that of PSpice as shown in Fig. 6. Same 
approach is applied to examples 2, 3 and 4. 
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Fig. 5 Seventh order Chebyshev circuit [34] 
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Fig. 6 Seventh order Chebyshev PSpice and MSCAM frequency response curve 
4.2. Example 2 
V1
1Vac
0Vdc
R111
100
R1
51.2k
R2
9.6k
Rc
2k
C111
5u
0
V2
10Vdc CL
1u
Vout
RL
3k
Re
300 Ce
10u
Q2N2222A
Q1
 
Fig. 7 Common emitter circuit 
 
Fig. 8 Common emitter PSpice frequency response curve 
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Fig. 9 Common emitter small signal analysis 
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Fig. 10 Common emitter small signal analysis PSpice frequency response curve 
Example 2 is a common emitter circuit used to show how transistor can be converted to small signal analysis which 
replaces the internal operation of the transistor. Original common emitter circuit is shown in Fig. 7 while it has PSpice frequency 
response is in Fig. 8. The small signal equivalent circuit of the common emitter is in Fig. 9 and the small signal frequency 
response and MSCAM simulation is shown in Fig. 10. 
4.3. Example 3 
Example 3 is a simple circuit that has a combination of both Op-Amp and transistor. It demonstrates how the program can 
be used to implement a circuit that is made up of both Op-Amp and transistor. The circuit is shown in Fig. 11, while its small 
signal analysis circuit is shown in Fig. 12. The PSpice, small signal analysis and MSCAM simulation frequency responses are in 
Fig. 13. The different line styles differentiate the frequency response curve respectively. The presented results show the 
potential of the proposed approach that can be used for simulation and optimization. 
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Fig. 11 Example 3 circuit 
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Fig. 12 Example 3 small signal analysis circuit 
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Fig. 13 Example 3 original PSpice small signal analysis and  
MSCAM frequency response curves 
4.4. Example 4 
The example 4 circuit was used in [17] as common-source amplifier shown in Fig. 14. The small signal analysis of it was 
also illustrated with the same material. Fig. 15 illustrates common source amplifier small signal analysis circuit while Fig. 16 
illustrates FET amplifier PSpice and MSCAM frequency response analysis indicated with different line styles. 
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Fig. 14 Common- source amplifier [28] 
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Fig. 15 Common source amplifier small signal 
 
Fig. 16 Example 4 Pspice small signal analysis and MSCAM frequency response 
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Table 1 shows the execution time for each example and method. The original SCAM is very limited in terms of what it can 
simulate which is due to the matrix dimension. 
Table 1 Summary of simulation time. 
Examples 
PSpice large 
signal analysis 
PSpice small 
signal analysis 
MSCAM matrix size 
simulated in Matlab/time 
SCAM matrix size 
simulated in Matlab/time 
Example 1 7th 
order 
0.16 sec non 
21 by 21 
0.025 sec 
32 by 32 
Unable to simulate 
Example 2 CE 
Amp 
0.05 sec 0.05 sec 0.008 sec 
Cannot handle BJT  
transistor 
Example 3 
OpAmp/BJT 
0.3 sec 0.3 sec 0.031 sec 
Cannot handle BJT 
transistor 
Example 4 FET 
Amp. 
non 0.3 sec 0.01 sec 
Cannot handle FET 
transistor 
5. Specialization 
Cascode Amplifier circuit is used to illustrate how the evolved matrices can be used in optimization. Three different 
optimization tools (Fmincon-constrained nonlinear minimization, GA and PSO) are used. Fig. 17 presents the initial circuit 
while Figs. 18, 19 and 20 represent the optimized Fmincon-constrained nonlinear minimization, GA and PSO respectively. The 
results are summarized in Table 2. 
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Fig. 17 Cascode amplifier initial circuit [35] 
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Fig. 18 Cascode amplifier using Fmincon-constrained nonlinear minimization 
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Fig. 19 Cascode amplifier circuit using GA 
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Fig. 20 Cascode amplifier circuit using PSO 
Table 2 Simulation optimization results 
Circuit 
element 
Initial 
circuit 
Fmincon-constrained 
nonlinear minimization 
GA 
circuit 
PSO 
circuit 
CC2 (µF) 100 3.94 0.72 0.01 
RE (kΩ)    1.3 1.96 3.61 3.70 
RC (Ω) 750 635 719 684 
CC1(µF) 100     6 2.41 11 
R1 (kΩ)   15   15 15.44 15.06 
R2 (kΩ)   15   15 15.81 15.70 
CE (µF) 100   30 18.07 40 
R3 (kΩ)   30 - - - 
CB (µF) 100 - - - 
Q (2N2222)     2     1 1 1 
Rs (Ω)     1     1 1 1 
RL (kΩ)   50   50 50 50 
Vac (volt)     1     1 1 1 
VCC (volt)   12   12 12 12 
Earth     1     1 1 1 
Fl (Hz) 100 610 500 320 
Fh (MHz)   32   30 32 32 
Power  (mW) 22.10 36.31 21.91 21.41 
Number of 
Components 
  16     13 13 13 
Power change  +64.3% -1% -3.2% 
6. Conclusions 
A new symbolic circuit analysis in Matlab which simulate larger circuit when compared to scam is presented. Result 
shown demonstrates the potential of the approach. The matrices generated can be used to calculate circuit parameters or use for 
optimization. The program can handle active and passive components such as resistors, capacitors, inductors, operational 
amplifiers, BJT transistors and FET transistor. The potential of the tool for optimization is section 5. It shows the result obtained 
when the generated matrices was applied using different optimization tools. 
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